

PATENT NUMBER

BEST AVAILABLE COPY

U.S. UTILITY Patent Application

O.I.P.E.
 SCANNED 184 Q.A.

O.I.P.E. SCANNED 1054 G.A. <i>gu</i>	PATENT DATE
--	--------------------

09/940472

F

327

SUBCLASS
36

ART UNIT
2816

EXAMINER
Mingus

Katsuji Kimura

Linear voltage subtractor/adder circuit and MOS differential amplifier circuit therefor

PTO-2040
12/89[illegible]

ISSUING CLASSIFICATION												
ORIGINAL				CROSS REFERENCE(S)								
CLASS		SUBCLASS		CLASS	SUBCLASS (ONE SUBCLASS PER BLOCK)							
INTERNATIONAL CLASSIFICATION												

☐ Continued on Issue Slip Inside File Jacket

☐ **TERMINAL
DISCLAIMER**

DRAWINGS		
Sheets Drwg.	Figs. Drwg.	Print Fig.

Figs. Drwg.

Total Claims

CLAIMS ALLOWED	
Total Claims	Print Claim for O.G.

☐ The term of this patent subsequent to _____ (date) has been disclaimed.

☐ The term of this patent shall not extend beyond the expiration date of U.S. Patent. No. _____

NOTICE OF ALLOWANCE MAILED	

ISSUE FEE	
Amount Due	Date Paid

Date Paid

☐ The terminal ____ months of this patent have been disclaimed.

(Date)

ISSUE BATCH NUMBER	
--------------------	--

WARNING:
The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.

Form **PTO-436A**
(Rev. 6/99)

FILED WITH: ☐ DISK (CRF) ☐ FICHE ☐ CD-ROM
(Attached in pocket on right inside flap)